Conventional cooling techniques, such as the use of heat pipes and forced convective cooling can be inadequate for many high performance electronic chips or when the operating ambient temperature is high. In such cases, there is a need for active cooling of the chip to keep its operating temperature below the design point. Thermoelectric coolers (TEC) provide an attractive option in such instances, and have been developed and used for thermal management in electronic packaging systems. In this paper a hybrid thermal management system is considered that incorporates a TEC system for active cooling in parallel with a conventional passive system. A thermal resistance network model is developed for that hybrid system that takes into account the governing equations for the TEC. The advantage of the hybrid system is that it can be operated with a higher overall system coefficient of performance for partial loads, while extending the range of operating conditions. System performance curves are obtained for change in heat load from the chip and ambient temperature.
NOMENCLATURE

INTRODUCTION
Thermal management of electronic packaging has become a significant issue over the past few years because of increased power density and applications in harsh environment. Current trends show increase in power density every year and it is projected to be 10-50 W/cm 2 for multi-core processors and over 100 W/cm 2 for power electronic devices or laser semiconductors [1] . For example, the heat dissipation from a high performance single chip is predicted to be 183 W by 2014 [2] . In many practical applications, chips are convectively cooled using a fan on a heat sink or a heat pipe with natural or forced convection at the condenser section to maintain the chip below its design temperature. Silicon chips typically have a maximum temperature of 100°C [1] , beyond which permanent failure can occur.
In high performance electronic systems or systems operated at elevated ambient temperatures, these thermal management solutions may not be sufficient to dissipate the heat from the chip while keeping it below its design temperature. A number of techniques have been proposed, including liquid or two phase cooling systems. Another technique is using thermoelectric cooling (TEC) device that utilizes the Peltier effect with the electrons acting to transport heat between thermocouple junctions [3] . The cold side is attached to the chip and the hot side is attached to a conventional thermal management system that rejects the heat to the ambient. The advantages of TEC include its small size and weight, noise free operation, orientation independence, absence of moving parts and high reliability [3] . Recent studies have shown that TEC can be operated with a coefficient of performance (COP) greater than one [4, 5] , making them an attractive candidate for thermal management.
A number of investigations have been performed for geometric optimization of thermo-elements in a TEC [6, 7, 8] and to develop better thermo-element materials [9, 10] . The physical modeling of the thermoelectric devices has been considered in a number of studies [2, 8, 11, 12, 13, 14] . The performance of TECs in practical cooling applications has been considered for both forced air [2, 12] and liquid [12] cooling applications. The results showed chip temperature can be reduced by using a TEC. The heat sink thermal resistance on the hot side had a more significant effect on the performance of TEC than the thermal resistance at cold side at fixed ambient temperature [2, 8, 14] . In particular, an increase in hot side heat sink thermal resistance appeared to have an exponential effect on the chip temperature, while the cold side thermal resistance had a proportional effect on the chip temperature. An increase in hot side thermal resistance also reduced the range of operating current where the TEC was effective [14] . An empirical expression was proposed in [13] for optimizing the performance of TEC and to obtain the required hot side thermal resistance. The prediction of performance of the TEC based system in [11, 12, 13] was found to be in reasonable agreement with experiments.
The aforementioned TEC based systems were studied to meet the most extreme condition that a thermal management system might experience. In many practical applications, the chip would experience a range of heat loads and/or a wide range of ambient temperatures. One potential disadvantage of TEC based systems in this regard is that the TEC has a relatively high thermal resistance when it is off. Thus, it would have to be operational even for operating conditions where the conventional thermal management system would be sufficient if the TEC was not present. The objective of this paper is to examine if a TEC based hybrid thermal management system which uses a TEC based active cooling mechanism in parallel with a conventional system, can provide superior performance over a broad operating envelope that may be experienced in some applications.
MODELING
The hybrid system considered here consists of two parallel paths: (i) a conventional passive path consisting of heat pipes and a finned heat sink and (ii) a TEC based path attached to a second set of heat pipes and finned heat sink as shown in Figure 1a . The TEC modules are electrically in series and thermally in parallel when more than one is used. The case considered here is a natural convection cooling system. The total finned area is fixed, so the nature of the system will depend on the portion of the area dedicated to each path and will be characterized by r C , the fraction of heat sink area dedicated to the conventional passive path. When r C = 1, the system is completely a passive system, while when r C = 0, all the heat from chip is transferred through the active path (which means, in practice the other passive path would not be included). When 0 < r C < 1, the system is a hybrid with a portion of the heat transferred through each path depending on the operating condition of the chip and ambient, r C and the number and operating conditions of the TEC modules. The performance of the hybrid system can be modeled using a thermal resistance network as shown in Figure 1b . When the TEC is off (i.e. no current to TEC), the governing equations are:
where
and
Here, Q chip is the total heat load from chip to the thermal management system, Q C is the heat transported through the conventional path and Q T is the heat flow through the TEC based active path. Q h , the heat exiting from the TEC is same as Q T here since TEC is off.
The thermal resistance of the conventional path can be approximated by 
where R HP,C is the thermal resistance of heat pipe in the conventional passive path, h is the heat transfer coefficient of the fin, r C is the fraction of the fin area dedicated to the conventional path. The thermal resistance of the interface material is neglected here, though it could be included if required.
The thermal resistance of the TEC based path when no current is applied to the TEC can be approximated by
where, R in is the thermal resistance between chip and cold side and can be approximated by
where t sub is the thickness of the substrate, k sub is the thermal conductivity of the substrate material and A sub is the cross sectional area of the substrate in one module. Here and throughout, the relations are developed for n modules electrically in series but thermally in parallel. The thermal resistance of n modules when they are off, each having N thermocouples can be approximated by
Here, A TE is the cross sectional area of n or p-type elements (that are assumed to be equal here) and k TE is the thermal conductivity of n or p-type elements (that are also assumed to be equal here [15] ). The thermal resistance from the hot side of TEC to the ambient is given by
where R HP,T is the thermal resistance of heat pipe in the TEC based path. Again, the thermal resistance of the interface material is neglected here, though they could be included if required. These equations can be solved to determine the chip temperature and the ratio of heat flow through each path when TEC is off; ie.,
The thermal resistance model is more complex when TEC is on. The total heat load from chip is still given by
but the heat exiting at hot side Q h is given by
where P in is the electric power required to absorb Q T , the amount of heat at the cold side of the TEC. The analysis of the conventional path is the same as when the TEC is off and is thus given by equation (2) and (4). The relationship between the portion of the heat exiting from chip into TEC path, Q T and the temperature difference between chip and cold side of the TEC, T c is given by
where R in is the thermal resistance between the chip and the cold side of the TEC and is given by equation (6) . The relationship between the heat exiting the hot side of the TEC, Q h and the ambient is given by
where R out is the same as given in equation (8) .
The relationship between the heat into and out of the TEC is typically approximated assuming the inter-connects of n and p-type elements are ideal, the material properties of n and ptype elements are identical, with opposite polarity for the Seebeck coefficient, α. The Thompson effect is small [16, 17] and thus neglected. The value of Q T and Q h for n modules each containing N thermocouples can be expressed as [16, 17] (
where α is the Seebeck coefficient of one thermo-couple, K, the thermal conductance of one couple is given by
and R el , the electrical resistance of one couple is given by
Here, ρ is the electric resistivity of n or p-type elements (that are assumed to be equal for this analysis [15] ). The above set of equations can be solved to determine an expression for Q chip or T chip as given in equations A.1 and A.2 in the appendix for the hybrid system when TEC is on. These expressions are similar to those in [12, 14] in the limit when r C approaches zero i.e. when only a TEC system is used. Using these equations, an operating window is obtained for different ambient temperatures to find when TEC is required to turn on in the hybrid system for different r C values while keeping T chip < T chip_design . Depending on the operating requirements a suitable r C can be selected. The operating electric current for the selected system at that particular ambient temperature is also obtained for different heat load from chip while maximizing the COP for the entire system.
RESULTS AND DISCUSSION
The properties of the TEC considered here are presented in Table I . Operating parameters used in this paper are presented in Table II . The number of modules considered is two. The maximum design chip temperature is assumed to be 85 °C as it is lower than the value mentioned in [1] . The heat pipe thermal resistances both in the conventional passive path and the TEC based active path were taken as 0.02 °C/W [19] . A typical value of natural convection heat transfer coefficient for a vertical plate fin heat sink was assumed to be 6 Wm -2 K -1 [20] . The total fin area was assumed to be 0.25 m Figure 2 . The hybrid system with r C = 0.5 can dissipate more heat from chip at lower ambient temperatures compared to that for r C = 0, but more heat can be transferred at higher ambient temperature for r C = 0 when the whole heat sink area is dedicated to the active TEC path. It can also be observed that the hybrid system with r C = 0.5 can dissipate more heat than r C = 0 when no current is applied to the TEC (Figure 2-a) . The current required to produce the maximum heat capacity at any ambient temperature is lower for the hybrid system with r C = 0.5 (Figure 2-a) . To dissipate the same amount of heat from chip, there are two operating currents. The smaller one is of interest here as it will system can dissipate at an ambient temperature in Figure 2-a) , the hybrid system with r C = 0.5 requires less current than r C = 0 with the exception of extremely high ambient condition; and thus the COP sys is improved for r C = 0.5 than r C = 0, as shown in Figure 2 -b. Figure 3 shows the maximum heat dissipation capacity (Q Max ) as a function of ambient temperature for different amount of the fin area dedicated to the conventional system. The results show that the fully passive system (r C = 1) can achieve higher Q Max at low ambient temperatures. The maximum heat capacity decreases with an increase in ambient temperature, as expected. The addition of the TEC, when operational can reduce this effect at high ambient temperatures depending on the amount of heat sink area dedicated to the two paths. The selection of r C for a thermal management system will depend on both T α and Q chip . The results here show that the maximum heat dissipation capacity which can be achieved when the TEC is off is the lowest for r C = 0 (only TEC system) but increases as more area is dedicated to the passive path (Figure 3 ). In fact, the maximum heat dissipation capacity that can be achieved when the TEC is off is approximately 58% of the fully passive system for r C = 0.25 and is approximately 78% of the passive system for r C = 0.5. As r C increases this percentage increases, but the heat dissipation capacity when the thermoelectric device is on decreases at higher ambient temperatures. Thus r C would need to be selected so that the system can handle the most adverse operating conditions. For example, for Q chip_Max = 40 W the hybrid system with r C = 0.25 is operational up to approximately 61°C, where the passive system (r C = 1) and only TEC system (r C = 0) can be operational up to only 57 °C to satisfy T chip ≤ 85°C. Similarly for an ambient temperature of 60 °C, the hybrid with r C = 0.25 can dissipate maximum 41 W from chip while the fully passive (r C = 1) or a only TEC (r C = 0) system can dissipate 37 and 38 W, respectively. In this case, the hybrid can dissipate more heat than either the passive or TEC based system for a range of ambient temperatures.
In many cases, the system operates at a condition below the extreme value of Q Max . Thus, the performance at partial load conditions needs to be considered in selecting a design. The performance of the system at partial loads will depend on how the thermoelectric device is being operated. When TEC is on, the current has to satisfy the given condition. The overall coefficient of performance will be better for the hybrid system, because it operates at a much lower current ( Figure 2 ) and because it does not need to be turned on for moderate conditions until it reaches the situation of I = 0 in Figure 3 (dashed lines).
The required current to the TEC at different ambient temperatures for r C = 0 and 0.5 are shown in Figure 4 -a and 5-a respectively; and the COP sys is shown in Figure 4 -b and 5-b respectively. In Figure 4 and 5, the upper limit of heat dissipation is at optimum current to produce maximum heat dissipation capacity and the lower limit is for TEC off condition at I=0. At any condition of ambient temperature and heat load from chip, COP sys for r C = 0.5 is improved compared to r C = 0 as lower current is required for r C = 0.5. For example, the hybrid system with r C = 0.5 when operated at T ∞ = 55 °C and Q chip = 40W, requires a current of 0.4 A; where the system with r C = 0 requires approximately 1.8 A to satisfy the same condition. The corresponding COP sys at that condition for r C = 0.5 is approximately 50 and for r C = 0 is 2. As the required current for 0 < r C < 1 is less than that of r C = 0, for any heat dissipation from chip and for any ambient temperature range, a higher COP sys is achieved. In practice, the partial load cases could be satisfied by turning the device on when required, and allowing required variable current to it or by turning the device on and off at a fixed current. The COP sys for hybrid system will be higher for the variable current supply than for fixed current because the required current would be lower for the former case. The current to meet the most adverse condition could be determined from Figure 4 -a or 5-a for r C = 0 or 0.5 respectively.
The effect of r C on the maximum heat dissipation capacity from chip for this hybrid system for TEC on and off conditions are summarized in Figure 6 -a, while the effect on the corresponding COP of the overall system are shown in Figure 6 -b. Results show that at high ambient temperatures, an increase in r C degrades the maximum heat dissipation capacity of the system when TEC is on, whereas it improves at low ambient temperature. For the TEC off condition, this capacity improves as r C increases, i.e. as more heat sink area is dedicated to the conventional passive path. The corresponding COP sys at that maximum heat dissipation capacity also improves as r C increases for any ambient conditions (Figure 6-b) . Thus, r C can be selected for a range of operational ambient temperature. The COP for the entire system also reduces as the ambient temperature increases.
CONCLUSIONS
A model is developed for a hybrid system that incorporates a TEC based active path in parallel with a heat pipe based passive path for thermal management of electronic packaging systems. This system can meet the adverse design conditions both in terms of ambient temperature and heat load from chip. As the operating condition is not always at the most adverse condition, the performance of the hybrid system at moderate conditions has also been studied. Selection of the required r C , the fraction of heat sink dedicated to the passive path, will depend on design heat load from chip and the operating ambient conditions. Dedicating more heat sink area to the passive path improves COP sys , as less current is required. Increasing r C also improves the maximum heat dissipation capacity at TEC off condition at any ambient temperatures. For TEC on condition, increase in r C improves this capacity at low ambient and degrades at higher ambient temperatures. Though the performance is slightly degraded for 0 < r C <1 in terms of heat dissipation capacity compared to r C = 0, the system COP is improved to dissipate the same load from chip at a certain ambient temperature. The model can be adopted to optimize a TEC based hybrid thermal management system. 
